

**SUPPLEMENTAL AMENDMENT**

Serial Number: 09/820,898

Filing Date: March 30, 2001

Title: SYSTEM FOR VARYING TIMING BETWEEN SOURCE AND DATA SIGNALS IN A SOURCE SYNCHRONOUS INTERFACE

Assignee: Intel Corporation

Page 3

Dkt: 884.963US1 (INTEL)

**REMARKS**

No claims have been amended, canceled, or added. Claims 1-15 remain pending.

The amendments to the drawings are fully supported by the specification as originally filed, and no new matter has been added. The amendments are made to correct typographical errors. Applicant respectfully requests reconsideration of the above-identified application in view of the amendments above.

The Examiner is invited to contact Applicant's representative at (612) 373-6970 if prosecution may be assisted thereby.

If necessary, please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

Respectfully Submitted,

GIRISH P. RAMANATHAN ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.  
Attorneys for Intel Corporation  
P.O. Box 2938  
Minneapolis, Minnesota 55402  
(612) 373-6970

Date

July 16, 2004

By

Charles E. Steffey  
Charles E. Steffey  
Reg. No. 25,179

CERTIFICATE UNDER 37 CFR § 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 19 day of July 2004.

Name

KACIA LEE

Signature

Kacia Lee



TITLE: SYSTEM FOR VARYING TIMING BETWEEN SOURCE AND DATA SIGNALS IN A SOURCE SYNCHRONOUS INTERFACE

INVENTOR NAME: Girish P. Ramanathan et al.

SERIAL NO.: 09/820,898

REPLACEMENT SHEET

2/13

FIG. 2

